

An Embedded 12-bit 80MS/s A/D/A Interface for Power-Line Communications in 0.13 μ m Pure Digital CMOS Technology

Manuel Delgado-Restituto, Jesús Ruiz-Amaya, José M. de la Rosa, Juan F. Fernández-Bootello,
Leila Díez, Rocío del Río and Ángel Rodríguez-Vázquez

Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica
Avda. Reina Mercedes s/n, 41012-Sevilla (SPAIN), Tel: +34 - 95 505 6666
E-mails: Manuel.Delgado@imse.cnm.es

Abstract— This paper presents an embedded interface, comprising both A/D and D/A converters, which has been implemented in a 0.13 μ m pure digital CMOS technology. The interface is integrated in a system for high-performance broad-band power-line communications. The A/D converter uses a pipelined structure, whereas the D/A stage is based on segmented current steering techniques. In both cases, specifications are 12-b resolution at 80MS/s and MTPR above 56dB.

Index Terms— Data Converters, Embedded Converters, Pipeline A/D Converters, Current-Steering D/A Converters.¹

I. INTRODUCTION

Apart from relying on the low-level physics of the fabrication process, as any mixed-signal circuit, embedded data converters (i.e., converters which share the semiconductor substrate with a large, often multi-million transistor, digital circuitry) present some difficulties which further complicate their design. Most important, they can be seriously affected by the digital switching activity running in the common substrate and so, additional considerations and techniques must be applied to reduce the substrate and supply noise couplings, which otherwise would degrade converter performance [1]–[3]. This mixed-signal integrity problem becomes more acute as the sampling rate and dynamic range specifications for data converters increase, as it is the trend in modern communication applications. Additionally, economical reasons often dictate that the whole system integration is realized in low-suited pure-digital CMOS technologies. In these cases, embedded converters cannot use specific analog-oriented structures for resistors and capacitors (e.g., MIM sandwiches), and designers must rely to less efficient passive structures in terms of linearity, parasitics or area consumption.

In this paper, the design of a conversion interface, comprising both A/D and D/A converters, embedded in a system for broad-band power-line communication is described. It has been designed in a 0.13 μ m 1-poly 8-metal logic CMOS process and features high-speed and high-linearity specifications for both the A/D and D/A stages; namely, 12-b resolution at a sampling rate of 80MS/s and Multi-Tone Power Ratio (MTPR) above 56dB from a nominal 3.3V analog power supply. The designs are also compliant with industrial

operation conditions as of temperature (−40 to +85° C) and supply ($\pm 10\%$) variation ranges. There are excellent contributions in the literature that meet these (and even more demanding) specifications (see, for instance, [4], [5]), but the challenging aspect of the present designs is to accomplish them in a noisy embedded environment and with a non analog-oriented technology.

Given the high-speed requirements, Nyquist-rate solutions have been adopted for both converters; a pipelined structure for the ADC, and a segmented current-steering topology for the DAC. Section. II describes the architectural and circuit techniques used in the design of the pipelined converter, whereas Section. III gives details on the design of the current-steering DAC. Section. IV presents simulation results of both converters, and Section. V concludes the paper.

II. PIPELINED A/D CONVERTER

A. Architectural Considerations

The block diagram of the proposed 12-bit A/D converter is shown in Fig. 1 It consists of a 9-stage pipelined structure, preceded by a sample/hold (S/H) amplifier (to ensure good undersampling performance) and terminated by a 2-b flash sub-ADC. Each stage provides 1.5 effective bits, except for the first one, which obtains 2.5 effective bits to improve the linearity of the ADC and reduce the accuracy requirements on subsequent stages [6]. The MDACs of all the pipelined stages use conventional fully differential topologies based on switched-capacitor techniques [6]. Fig. 2 shows, for illustration purposes, the block diagram of the MDACs used for the 1.5-b stages ($j = 2, \dots, 9$). The S/H amplifier implements a flip-around topology for noise and power reduction [4]. Redundant Signed Digit (RSD) coding is used in all the flash sub-ADCs, except the final one, in order to reduce the resolution requirements of their comparators, and thereafter, their power consumption. A Digital Correction Logic (DCL) block, which includes delay equalizing registers, digital adders, and an ADC overload detector, is used to compensate for comparator errors and synthesize the 12-b digital output data. A clock generator circuit externally driven by a 160MHz reference (and internally divided by two in frequency) is used to synthesize the two non-overlapping clock phases (Φ_{1D} and Φ_{2D}) for the concurrent operation of all the stages. The clock generator also provides two slightly shorter phases (Φ_1 and Φ_2) to prevent signal dependent charge injection in the MDAC's [6] (see Fig. 2). Other extra supporting circuits included in the design are a precision bandgap

1. **Acknowledgement:** This work has been partially funded by the European MEDEA+ Office under Project MIDAS-A110.






Fig. 1. 12-b ADC Block Diagram.



network, a differential reference buffer to define the full scale conversion range, and an additional buffer to set the common-mode voltage of the MDAC's. The pipelined converter uses no calibration or dithering circuitry.

Two major architectural solutions have been adopted for the sake of power reduction: dynamic reference selection and scaling down the pipelined toward its backend. The objective of dynamic reference selection [7] (also called sub-ranging reference voltage switching [8]), is to anticipate the (signal dependent) digital control signals of the MDAC (signals X_j , Y_j and Z_j in Fig. 2) by a half a clock cycle, so that the time required by the sub-ADC comparators to make a decision do not fall into the amplification phase of the MDACs. In this way, both the MDAC's and the sub-ADCs have a complete half cycle for settling (no racing conflict exists) and their corresponding power consumptions can be reduced. The price is a slightly more complicated sub-ADC structure because of the sub-ranging reference selection [7]. Fig. 3 shows an example of sub-ADC for the $(j+1)$ -th 1.5-b stage of the pipelined architecture. As can be seen, decision control signals X_{j+1} , Y_{j+1} and Z_{j+1} are obtained from comparator decisions ($b_{j,0}$, $b_{j,1}$ and $b_{j,2}$) obtained from the previous j -th 1.5-b stage one clock cycle earlier.

Because the required resolution of the stages decreases towards the backend of the pipeline structure, there is the possibility of scaling the integrating capacitor values, switches and amplifiers in order



to reduce the overall power consumption of the pipeline. In our design, we have adopted a compromise between design complexity and power saving by designing five different amplifiers, whose requirements on linearity and speed are progressively relaxed down the ADC architecture. Table 1 shows the minimum specifications for these operational amplifiers used in pipeline. Similarly, four different integrating capacitors with reduced capacitance values are employed. Thanks to this scaling technique, the power consumption is progressively decreased since the first stage to the last one, as indicated in Fig. 4.

B. Circuit Design

The pipelined converter has been designed in a 0.13 μ m 1-poly 8-metal logic CMOS process. Analog blocks in Fig. 1 have been implemented with thick-oxide transistors (with a minimum feature size

Table 1: Operational amplifier' specifications

Operational amplifier	S	A	B	C	D
Stages	S/H	1	2-3	4-6	7-9
Maximum Equivalent load (pF)	9.6	29.6	10.2	7.95	7.95
Minimum Slew-Rate (V/ μ s)	500	301	310	212	101
Minimum GBW (MHz)	265	240	246	169	76
Minimum DC-gain (dB)	55	74.8	68	60	54
Eq. inp. noise PSD (nV/ $\sqrt{\text{Hz}}$)	<3	<3	<5	<30	<140




Fig. 4. Power consumption per stage after amplifier and integrating capacitor scaling.

of $0.34\mu\text{m}$), whereas digital blocks (clock generator and DCL) use thin-oxide devices, in order to reduce crosstalk effects and the overall power consumption. The interface between them is accomplished by high-speed robust level shifters.

The pipelined ADC uses substrate biased MOSFETs operated in the depletion region as capacitors, and employs series compensation techniques [9] to improve their linearity, as shown in Fig. 5. These capacitors offer good matching properties (enough for the required 12-b of the ADC) and linearity (the dominant second order nonlinear coefficient is about $0.125\%/V$ in a 3pF implementation [9]), and obtains a capacitance per unit area of $0.4\text{fF}/\mu\text{m}^2$. Unfortunately, they also show large parasitic capacitances, what explains the large equivalent load of amplifiers in Table 1.

Fig. 6 shows the schematic of the operational amplifiers used for both the S/H amplifier and the first six pipelined stages (the last three stages use conventional PMOS input folded-cascode topologies). It is a fully differential two stage design with a telescopic cascode input stage and a differential output stage. Capacitors for (double cascode) compensation are made of multiplate sandwich structures. Note that p-type input schemes has been preferred, the main reason being the possibility to cancelling the body effect in the PMOS devices – one of the mechanism for substrate noise coupling [1]-[3]. The design approach for other circuit elements in Fig. 1 and 2 (e.g., flash sub-ADC and switches) can be found in [10].




Fig. 5. (a) Capacitor implementation by substrate biased depletion-mode PMOS transistors in series compensation. (b) Illustration of the capacitance linearization principle.




Fig. 6. Schematic of the operational amplifier used in the first six stages of the pipelined ADC and the input S/H amplifier.




Fig. 7. Basic block diagram of the Current Steering converter.

III. CURRENT-STEERING D/A CONVERTER

The basic block diagram of the current-steering converter is illustrated in Fig. 7. The converter has a segmented architecture with 4 binary bits and 8 thermometer bits which guarantees a good accuracy-active area trade-off [11], [12]. The basic current cell is composed of a PMOS current source transistor (CS), a PMOS cascode transistor (CAS) and two complementary PMOS switch transistors (SW and $\overline{\text{SW}}$), driven with reduced swing control signals generated by a level-shifter+latch+driver circuit. Special attention has been taken on critical aspects of the current cell, such as finite output impedance, glitches, clock-feedthrough and matching.

In order to reduce systematic gradient errors, the Q^2 Random Walk switching sequence proposed in [13] has been selected. Also, the unary current source array has been split up in a double common-centroid layout distribution for improving tolerance to random gradient errors.

The thermometer decoder has been synthesized using commercial synthesis tools from a VHDL functional description based in the decoder presented in [14].

IV. SIMULATION RESULTS

At this point, both the ADC and DAC converters are being laid out for fabrication. All major layout techniques to deal with substrate coupling effects are being considered [1]-[3]. It is expected that measured results will be available at the Symposium. Hence, only simulation results will be shown in this section.

Fig. 8 shows the output spectra of the ADC [Fig. 8(a)] and DAC [Fig. 8(b)] for a 38 MHz input signal, close to the Nyquist frequency of the converters. In the first case, the SNR is 64dB and the SNDR is 62dB. For the DAC, corresponding metrics are 71dB and 69dB.

Fig. 9 show the output spectra of both converters for a digital multi-tone (DMT) input signal consisting of 1536 tones distributed from 4.3MHz to 34MHz, where 16 consecutive tones of have been suppressed from each 256 sub-groups. The MTPR is better than 57dB in the ADC case [Fig. 9(a)], and above 59dB for the DAC [Fig. 9(a)], thus meeting the specifications on linearity.

The performance of the converters are summarized in Table 2 and 3, respectively. These results have been validated with monte-carlo analysis for all process corners assuming variations of -40° to 85°C in temperature and 3V to 3.6V in power supply.




Fig. 8. Output spectra for a 38MHz input tone signal of the: (a) ADC and (b) DAC converter.




Fig. 9. Output spectra for a 240 tones on, 16 tones off DMT input signal of the: (a) ADC and (b) DAC converter.

V. CONCLUSIONS

This paper describes the design of an embedded interface, comprising both A/D and D/A converters, which has been implemented in a 0.13 μ m pure digital CMOS technology. In both cases, the converters achieve 12-b resolution at a sampling rate of 80MS/s and Multi-Tone Power Ratio (MTPR) above 56dB from a nominal 3.3V analog power supply.

VI. REFERENCES

- [1] S. Donnay, and G. Gielen (eds.), *Substrate Noise Coupling in Mixed-Signal ASICs*. Kluwer Academic Publishers, Boston (MA), 2003.
- [2] E. Charbon, R. Gharpurey, P. Miliozzi, R. G. Meyer, and A. Sangiovanni-Vicentelli, *Substrate Noise. Analysis and Optimization for IC Design*. Kluwer Academic Publishers, Boston (MA), 2001.
- [3] X. Aragonés, J. L. Gozález, and A. Rubio, *Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs*. Kluwer Academic Publishers, Boston (MA), 1999.
- [4] W. Yang, D. Kelly, I. Mehr, M. T. Sayuk, and L. Singer, "A 3-V 340-mW 14-b 75Msample/s CMOS ADC with 85-dB SFDR at Nyquist Input," *IEEE J. Solid-State Circ.*, Vol.36, No.12, pp.1931-1936, Dec. 2001.
- [5] W. Schofield, D. Mercer, and L. S. Onge, "A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density," *ISSCC Dig. Tech. Papers*, pp.126-127, Feb. 2003..
- [6] I. Mehr, and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," *IEEE J. Solid-State Circ.*, Vol. 35, No.3, pp. 318-325, Mar. 2000.
- [7] O. Stroeble, V. Dias, and C. Schwoerer, "An 80Mhz 10b Pipeline ADC with Dynamic Range Doubling and Dynamic Reference Selection," *ISSCC Dig. Tech. Papers*, pp. 462-463, Feb. 2004.

Table 2: Performance summary of the ADC

Resolution	12 bits	
Conversion rate	80 MSPS	
Input range	2.0 Vpp differential	
SNR @ Nyquist	64 dB	
SNDR @ Nyquist	62 dB	
DNL @ 10 bits	<0.47 LSB	
INL@ 10 bits	<0.57 LSB	
MTPR	1 OFF-15 ON	57.13dB
	8 OFF-120 ON	57.07dB
	16 OFF-240 ON	57.25dB
Estimated power (3.3V analog supply)		390 mW

Table 3: Performance summary of the DAC

Resolution	12 bits	
Conversion rate	80 MSPS	
Output range (25Ω termination)	1.0 Vpp differential	
SNR @ Nyquist	71 dB	
SNDR @ Nyquist	69 dB	
DNL @ 12 bits	<0.4 LSB	
INL @ 12 bits	<0.5 LSB	
MTPR	1 OFF-15 ON	60.22dB
	8 OFF-120 ON	59.27dB
	16 OFF-240 ON	59.16dB
Estimated power (3.3V analog supply)		125 mW

- [8] T. Matsuura, T. Nara, T. Komatsu, E. Imaizumi, Toshihiro Matsuturu, R. Horita, H. Katsu, S. Suzumura, and K. Sato, "A 240-Mbps, 1-W CMOS EPRML Read-Channel LSI Chip Using an Interleaved Subranging Pipeline A/D Converter," *IEEE J. Solid-State Circ.*, Vol. 33, No.11, pp.1840-1850, Nov.1998.
- [9] T. Tille, J. Sauerbrey, and D. Shmitt-Landsiedel, "A 1.8-V MOSFET-Only SD Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation," *IEEE J. Solid-State Circ.*, Vol.36, No.7, pp.1041-1047, Jul. 2001.
- [10] R. del Río, J. M. de la Rosa, B. Pérez-Verdú, M. Delgado-Resstituto, R. Domínguez, F. Medeiro, and A. Rodríguez-Vázquez, "Highly Linear 2.5-V CMOS $\Sigma\Delta$ Modulator for ADSL+," *IEEE Trans. Circ. Sys. I*, Vol. 51, No. 1, pp. 47-62, Jan. 2004.
- [11] C.-H. Lin, and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6mm²," *IEEE J. Solid-State Circ.*, Vol. 33, No. 12, pp. 1948-1958, Dec. 1998.
- [12] A. Rodríguez-Vázquez, F. Medeiro and E. Janssens (Editors): *CMOS Telecom Data Converters*. Kluwer Academic Publishers, Boston (MA), 2003.
- [13] Y. Cong, and R. L. Geiger, "Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays," *IEEE Trans. Circ. Sys. II*, Vol. 47, No. 7, pp. 585-595, Jul. 2000.
- [14] G. Van der Plas, J. Vandenbussche, W. Sansen, M. Steyaert, and G. Gielen, "A 14-b Intrinsic Accuracy Q²-Random Walk CMOS DAC," *IEEE J. Solid-State Circ.*, Vol. 34, No. 12, pp. 1708-1718, Dec. 1999.